Citation: | PENG Kaibei, JIA Ruiqing. Security of Finite State Machines in Sequential Circuits[J]. Journal of Southwest Jiaotong University, 2017, 30(2): 424-428. doi: 10.3969/j.issn.0258-2724.2017.02.028 |
GU Juan, QU Gang, ZHOU Qiang. Information hiding for trusted system design[C]//46th ACM/IEEE Design Automation Conference. New York: IEEE, 2009: 698-701.
|
SALLY A. The hunt for the kill switch[J]. IEEE Spectrum, 2008, 45(5): 34-39.
|
EC O. On integrated circuits supply chain issues in a global commercial market[C]//Defense Security and Access Concerns.March, New York: [s.n.], 2007: 578-581.
|
刘丽,王永庆. 视频哈希的安全性分析[J]. 西南交通大学学报,2012,47(4): 675-679. LIU Li, WANG Yongqing. Security analysis of video hashing[J]. Journal of Southwest Jiaotong University, 2012, 47(4): 675-679.
|
TRIMBERGER S. Trusted design in FPGAs[C]//44th ACM/IEEE Design Automation Conference. California: [s.n.], 2007: 5-8.
|
CHRISTOPHER U. Complexity of two-level logic minimization[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006, 25(7): 1230-1246.
|
WEI Sheng, LI Kai, FARINAZ K, et al. Hardware trojan horse benchmark via optimal creation and placement of malicious circuitry[C]//49th ACM/IEEE Design Automation Conference. New York: IEEE, 2012: 90-95.
|
YUAN Lin, QU Gang, VILLA T, et al. An FSM re-engineering: a novel approach to sequential circuit synthesis [J]. Journal IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Archive, 2008, 27(6): 1159-1164.
|
WEI Sheng, LI Kai, KOUSHANFAR F. Hardware trojan horse benchmark via optimal creation and placement of malicious circuitry[C]//ACM/IEEE Design Automation Conference. New York: IEEE, 2012: 90-95.
|
范明俊,李宁,赵乐军,等. 一种安全可靠性高的全新IP核保护方法[J]. 微电机学,2007,37(2): 185-188. FAN Mingjun, LI Ning, ZHAO Lejun, et al. A new ip protection method with high safety[J]. Microelectronics, 2007, 37(2): 185-188.
|
ZHANG Jie, YUAN Feng, WEI Lingxiao, et al. Veritrust: verification for hardware trust[C]//DAC '13 Proceedings of the 50th Annual Design Automation Conference. New York: [s.n.], 2013: 670-675.
|
施惠丰,袁道华. 基于多核的多线程程序优化研究[J]. 计算机技术与发展,2010,20(6): 70-73. SHI Huifeng, YUAN Daohua. Research on optimizing multi-thread programming based on multi-core processor[J]. Computer Technology and Development, 2010, 20(6): 70-73.
|
杨庆. 有限状态机的设计与优化[J]. 湖北民族学院学报:自然科学版,2006,24(1): 55-57. YANG Qing. Design and optimization of finite state machine[J]. Journal of Hubei Institute for Nationalities: Natural Science Edition, 2006, 24(1): 55-57.
|
颜玉兰,何克清,刘进. 一种基于有限状态机的模型转换方法[J]. 计算机工程,2006,32(1): 93-95,200. YAN Yulan, HE Keqing, LIU Jin. A method of model transformation based on finite state machine[J]. Computer Engineering, 2006, 32(1): 93-95, 200.
|
孔昕,吴武臣,侯立刚,等. 基于Verilog 的有限状态机设计与优化[J]. 微电子学与计算机,2010,27(2): 180-183. KONG Xin, WU Wuchen, HOU Ligang, et al. Verilog design and optimization of fsms[J]. Microelectronics Computer, 2010, 27(2): 180-183
|
[1] | SHI Zengshu, LI Yao, GUO Jin, ZHANG Yadong. Testing Modeling Method for Engineering Testing of High-Speed Railway Signaling System[J]. Journal of Southwest Jiaotong University, 2024, 59(5): 1023-1033. doi: 10.3969/j.issn.0258-2724.20220674 |
[2] | CHENG Weirong, YAN Yu, LI Qi. Control Strategy Based on State Machine for Fuel Cell Hybrid Power System[J]. Journal of Southwest Jiaotong University, 2019, 54(4): 663-670. doi: 10.3969/j.issn.0258-2724.20170279 |
[3] | WEI Feng, XU Bochu, ZHI Jinyi, DONG Shiyu. Man-Machine Functional Dimension Design of Riding Equipment in Subway Passenger Compartments[J]. Journal of Southwest Jiaotong University, 2018, 53(4): 865-872. doi: 10.3969/j.issn.0258-2724.2018.04.027 |
[4] | MENG Guowang, ZHOU Jiamei, GAO Bo. Limit State Design Method of Railway Tunnel Portal Based on Reliability Theory[J]. Journal of Southwest Jiaotong University, 2016, 29(1): 30-35,49. doi: 10.3969/j.issn.0258-2724.2016.01.005 |
[5] | HE Xiaofeng, MA Chengyan, YE Tianchun, GAN Yebin, JIN Yuhua. Received Signal Strength Indicator Circuit for Wireless Communication Systems[J]. Journal of Southwest Jiaotong University, 2012, 25(5): 797-805. doi: 10.3969/j.issn.0258-2724.2012.05.011 |
[6] | LIU Weiguo, LIU Gequn. Design Process Generation of Control Strategies Based on Function-Process Mapping Methodology[J]. Journal of Southwest Jiaotong University, 2009, 22(2): 258-263. |
[7] | LI Ruiping, ZHOU Ning, MEI Guiming, ZHANG Weihua. Finite Element Model for Catenary in Initial Equilibrium State[J]. Journal of Southwest Jiaotong University, 2009, 22(5): 732-737. |
[8] | ZHONG Bin, CHENG Wenming, MA Lili, WU Xiao. Reconstruction of State Space of the Trolley-Load Dynamic System in Overhead or Gantry Cranes[J]. Journal of Southwest Jiaotong University, 2007, 20(4): 436-441. |
[9] | ZHAOTong, ZUO De-yuan, TONGJian-gang. FEM-Based Parametrization Design of Cone Angle of Anchors[J]. Journal of Southwest Jiaotong University, 2004, 17(5): 614-617. |
[10] | FAN Ming-yu, WANG Jian-hua, WANG Guang-wei. Hardware Design of Fast Module Exponential Algorithm[J]. Journal of Southwest Jiaotong University, 2004, 17(3): 306-310. |
[11] | Shi Wen, Xu Jianping. A Design of VF-Sepic-PFC Circuits[J]. Journal of Southwest Jiaotong University, 1999, 12(5): 397-401. |
[12] | DAN Wen, Hu-Jian-Beng. A Design of VF-Sepic-PFC Circuits[J]. Journal of Southwest Jiaotong University, 1999, 12(5): 397-401. |